## DESIGN SHOWCASE

## 12-Bit Sampling A/D Converter Conserves Power

The 5V, 12-bit, A/D-converter circuit of Figure 1 draws minimal supply current at low conversion rates. Typical power consumption is \frac{1}{4}mW at 1 sample/sec, ½mW at 90 samples/sec, and 4.3mW at 1.5k samples/sec. The converter circuit is complete with track/hold, clock, voltage reference, serial data output, and all necessary peripheral logic.

The overall circuit requires no external control because the A/D converter operates in a self-start mode driven by its internal clock. Peripheral logic generates the control signals necessary to power up the converter, wait 30µsec, start a conversion, power down for a fixed interval following the end of conversion, and repeat.

CMOS logic assures minimal current drain. The circuit employs a discrete one-shot (IC<sub>1B</sub> and IC<sub>2B</sub>) to avoid the higher quiescent current associated with an integrated version. R<sub>2</sub> affects the sample rate and overall power dissipation:

$R_2$ Value $(\Omega)$	Sample Rate	Supply Current	
		Complete Circuit (µA)	A/D Converter (µA)
1M	1Hz (approx.)	50	25
91k	90Hz	100	40
15k	524Hz	335	121
9.1k	840Hz	510	180
4.7k	1500Hz	860	297

During normal operation, conversions are initiated by BUSY signals that propagate around the main loop

(via IC<sub>2B</sub> and IC<sub>2C</sub>) and cause high-to-low transitions at  $\overline{\text{CS}}$ . But, during power-up the logic may assume an illegal state that causes the IC<sub>2B</sub> output to remain high. Under that condition the upper loop becomes active: Q1 remains off, C<sub>1</sub> charges toward 5V, and the IC<sub>1A</sub> output goes low, providing a ground for the CMOS timer IC<sub>3</sub>.

Timer signals then toggle IC<sub>2C</sub>, providing a needed transition at the CS input. Normal operation resumes because the resulting lows at PD cause C<sub>1</sub> to discharge repeatedly, disabling the upper loop. This arrangement assures startup while maintaining a low quiescent current in the startup circuit.

The application as shown provides the digital output in serial form, though the converter (IC4) offers 8-bit parallel data as well. As each conversion begins, twelve bits of serial data shift out at the SDATA terminal in sync with the internally generated SCLK. (Because SCLK disappears after bit twelve, SDATA and SCLK can connect directly to a shift register.) An additional output SSTB (a framing signal that goes high during the MSB decision) provides an interface for the TMS320 family of  $\mu$ Ps.

The circuit includes four RC networks in addition to that of the timer:  $R_1C_1$  sets the inactive period at PD, before the upper-loop startup circuit takes over. R<sub>2</sub>C<sub>2</sub> sets the power-down interval between conversions. R<sub>3</sub>C<sub>3</sub> sets a delay between the end of conversion and the converter's power-saving shutdown. R<sub>4</sub>C<sub>4</sub> sets a delay between powerup and the start of a conversion.

(Circle 1)




Figure 1. This 12-bit, sampling A/D converter circuit draws as little as 50µA from a 5V supply. The timer (IC3) assures proper startup when power is applied.